

FIG. 1 is a block diagram of a communication system 100. The system 100 includes a user 101, a transmitter (Tx) 105, a receiver (Rx) 106, a processor 103, and a channel(s) 109. The user 101 is connected to the Tx 105 and the Rx 106. The Tx 105 and Rx 106 are connected to the channel(s) 109. The processor 103 is connected to the Tx 105 and the Rx 106. The Tx 105 and Rx 106 are also connected to each other via a dashed line 108.




Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5

Fig. 6 is a block diagram of a receiver system 600. The system includes an input 603, a slicer 605, a summer 607, a delay line 609, a fidelity processor 611, a Reed-Solomon decoder 613, and an erasure decoder 615. The input 603 is connected to the slicer 605. The slicer 605 is connected to the summer 607. The summer 607 is connected to the delay line 609. The delay line 609 is connected to the fidelity processor 611. The fidelity processor 611 is connected to the Reed-Solomon decoder 613. The Reed-Solomon decoder 613 is connected to the erasure decoder 615. The erasure decoder 615 is connected to the output 621.




Fig. 6




Fig. 7A




Fig. 7B






Fig. 8A




Fig. 8B




Fig. 9

FIG. 10 is a block diagram of a system 1000 for processing data. The system 1000 includes an input 1003, a delay block 1001, a normal receiver (hard and soft decisions) block 1005, two FEC decode blocks 1015 and 1017, an encode block 1007, an error estimate block 1009, an error power estimate block 1011, and a fidelity processor block 1013. The input 1003 is connected to the delay block 1001 and the normal receiver block 1005. The output of the delay block 1001 is connected to the first FEC decode block 1015. The output of the normal receiver block 1005 is connected to the second FEC decode block 1017. The output of the first FEC decode block 1015 is connected to the encode block 1007. The output of the second FEC decode block 1017 is connected to the error estimate block 1009. The output of the encode block 1007 is connected to the error power estimate block 1011. The output of the error power estimate block 1011 is connected to the fidelity processor block 1013. The output of the fidelity processor block 1013 is connected to the input 1003.




Fig.10




Fig. 11